

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/698,169	10/31/2003	Sheldon Aronowitz	02-6037/LSI1P218	9839
7:	590 04/11/2005		EXAMINER	
LSI Logic Corporation			MAI, ANH D	
1551 McCarthy Milpitas, CA			ART UNIT PAPER NUMBER	
• ,			2814	
		DATE MAILED: 04/11/2005 `		

Please find below and/or attached an Office communication concerning this application or proceeding.

			<u> </u>
	Application No.	Applicant(s)	,,
	10/698,169	ARONOWITZ ET AL.	
Office Action Summary	Examiner	Art Unit	
	Anh D. Mai	2814	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely, the mailing date of this communication D (35 U.S.C. § 133).	n.
Status			
 Responsive to communication(s) filed on 14 M This action is FINAL. Since this application is in condition for allowar closed in accordance with the practice under E 	action is non-final. nce except for formal matters, pro		6
Disposition of Claims			
4) ☐ Claim(s) 2-20 is/are pending in the application. 4a) Of the above claim(s) 3,7-9 and 12-20 is/are 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 2,4-6,10 and 11 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	e withdrawn from consideration.		
Application Papers	•		
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 31 October 2003 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Ex	a) ☐ accepted or b) ☒ objected drawing(s) be held in abeyance. Selion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d	d).
Priority under 35 U.S.C. § 119		•	
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau	s have been received. s have been received in Applicati ity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage	
* See the attached detailed Office action for a list	or the certified copies not receive	eu.	
Attachment(s)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:	(PTO-413) ate Patent Application (PTO-152)	

DETAILED ACTION

Page 2

Status of the Claims

1. Amendment filed March 14, 2005 has been entered. Claim 1 has been cancelled. Claims 2, 10 and 11 have been amended. Claims 2-20 are pending. Claims 3, 7-9 and 12-20 have been withdrawn.

Drawings

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the "semiconductor integrated circuit" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will

Art Unit: 2814

be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

A single device can not be the same as a semiconductor integrated circuit.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 2, 4-6, 10 and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamamoto (U.S. Pub. No. 2002/0153579).

With respect to claim 2, Yamamoto teaches a semiconductor memory device as claimed including:

a semiconductor substrate (1);

a dielectric gate stack formed on a channel region of the substrate (1), the dielectric gate stack having a top portion and a bottom portion;

the dielectric gate stack including an electron trapping layer (4) formed of electron trapping material that is zirconium oxide (ZrO₂). (See Fig. 5A-C).

With respect to claim 4, the dielectric gate stack of Yamamoto includes a first layer (17) of dielectric material and a second layer (17) of dielectric material configured such that the first

Art Unit: 2814

layer (17) of dielectric material is formed on the channel region of the substrate (1) and the electron trapping layer (4) is formed on the first layer (17) of dielectric material and wherein the second layer (17) of dielectric material is formed on the electron trapping layer (4).

With respect to claim 5, the first layer (17) of dielectric material and the second layer (17) of dielectric material of Yamamoto are each comprised of silicon oxide. (See Fig. 5C).

With respect to claim 6, the first layer (17) of dielectric material of Yamamoto can be formed of a different dielectric material than the second layer (6) of dielectric material. (See Fig. 5B).

With respect to claim 10, the memory device of Yamamoto is formed as part of a semiconductor integrated circuit.

With respect to claim 11, Yamamoto teaches a semiconductor memory device as claimed including:

a semiconductor substrate (1) having a source and a drain (2) separated by a channel region;

a first dielectric layer (17) formed on the channel region of the substrate (1); an electron trapping layer (4) formed on the first dielectric layer (17), the electron

trapping layer (4) formed of an electron trapping material that is zirconium oxide (ZrO₂);

a second dielectric layer (17) formed on the electron trapping layer (4); and

a gate electrode (5b) connected with the second dielectric layer (17). (See Fig. 5C).

Application/Control Number: 10/698,169 Page 5

Art Unit: 2814

Response to Arguments

4. Regarding the drawing, Fig. 5 does not anywhere resemblance an integrated circuit.

5. Applicant's arguments with respect to pending claims have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 9:00AM-5:00PM.

Application/Control Number: 10/698,169

Art Unit: 2814

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 6

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

April 7, 2005